# Quantum nonlinear optics and the renaissance of photonic computing

phi=phi2

Phase

Hideo Mabuchi Applied Physics

え



alpha=eta kappa=kappa

phi=phi1

DARPA, AFOSR, NSF, ARO

PUNF

### Moore's Law – The number of transistors on integrated circuit chips (1971-2016)

Our World in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are trongly linked to Moore's law.



ata source: Wikipedia (https://en.wikipedia.org/wiki/Transistor\_count)

ne data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.



# Energy efficiency in high performance computing

D. A. B. Miller, Proc. IEEE 97, 1166 (2009)

- Interconnect power limits chip performance
  - ~ 50% of  $\mu$ processor power was interconnects in 2002
    - Expected to rise to 80%
    - Chip power limited to ~ 200 W from now on
- System power is financially significant
  - The cost of powering a server is now comparable to the purchase cost of the server hardware
- System power is environmentally significant
  - Data centers consumed ~ 1.5% of US electricity in 2006
    - Power expected to double by 2011
    - Server interconnect power already larger than solar power generation in the US
    - Information technology has as much energy and carbon impact as the airline industry
- Conclusion Any new interconnect solution must take less power, but optics fundamentally can do this









Billions of internet-connected devices could produce 3.5% of global emissions within 10 years and 14% by 2040, according to new research, reports Climate Home News

Network

Environment

Network

Climate Home News, part of the Guardian Environment

C This article is over 10 months old

73

Mon 11 Dec 2017 08.27 EST



A Google data centre. US researchers expect power consumption to triple in the next five years as one billion more people come online in developing countries. Photograph: Google/Rex

The communications industry could use 20% of all the world's electricity by 2025, hampering attempts to meet climate change targets and straining grids as demand by power-hungry server farms storing digital data from billions of smartphones, tablets and internet-connected devices grows exponentially.



	× In Intel's Arduous Jou	mey to 10 🗙 🗋 Intel's 14n	m Parts are Finally Her 🗙 🕂					
re	electroiq.com/chipworks_re	al_chips_blog/2014/10/27/int	els-14nm-parts-are-finally-here/	coard × In Intel's Arduous Journey to 10	× 🗅 Intel's 14nm Parts are Finally Her × +			
lt	Stanford Libraries Pro	Stanford Personal 🧧	AP100 📕 Wood Z Zinio 🚺 AY I	https://www.top500.org/news/in-intels-arduous-jou	rney-to-10-nm-moores-law-comes-up-short/			
	If we look at the cross-section	on (fourth image), Intel has stay	red with their thick top metal that they hav	In Intel's Arduous Journey to 10 nm, Moore's Law Comes         Up Short         Dairsie Latimer, Technical Advisor, Red Oak Consulting   August 30, 2018 11:53 CEST         Image: Comparison of the share price riding high and dominance in the datacentre market, it may seem perverse to state that Intel is a company				
	using since the 65-nm node, metal, and a MIM-cap layer	which means that we have to under the top metal.	squint awfully hard to see THIRTEEN lay					
	-							
	A look at the edge seal (fifth count twelve layers. We are fifteen!), but intel has been u	image), which doesn't have the used to seeing twelve-plus me using nine for the last few gene	e top metal or the MIM-cap, makes it easi tal layers in IBM chips (their 22nm Power rations, going up to eleven in the Baytrail	itself so spectacularly on its back foot?	Andy Grove's famous maxim, "Success breeds complacency. Complacency breeds failure. Only the paranoid survive." has proven accurate once again. Intel again finds itself at a classic Grove strategic inflection point. The problem is, it doesn't look like they quite know how to manage it. <b>Tick-Tock</b> What is most surprising for a long-term observer is that Intel has let slip what was seen as a perpetual two-year (full node) lead in process technology over its foundry competitors. The loss of process leadership – let's call it the 10 nm fumble – is			
		Search Q	Products & Technologies	Biog   Customer Portais   Supplier Portai   Régions 👻 Services Company Q Products Services View all Products (A - Z) III III O	<ul> <li>differences in how it is deposited (more on this later).</li> <li>Local interconnect - Intel uses cobalt filled metal lines for M0 and M1, GF does not and we don't think TSMC does either. A key here is that as interconnect pitch shrinks, copper resistance goes up and eventually cobalt becomes a lower resistance solution. We believe Intel went to cobalt because it is beneficial for resistance at 36nm, with GF and TSMC at 40nm they likely didn't see the need. We are curious to see what happens with Samsung, we believe they may also have a 36nm minimum metal pitch and it will be interesting to see if they use cobalt interconnect. They</li> </ul>			
		Wafer Size	INTERCONNECT		are co-authors on technical papers for 7nm with cobalt an M0 so they have certainly looked at it.			
	Intel quoted 52 nm intercon error, and we may not have	300mm         Interconnects serve as the streets ar           <200mm		nd highways of the integrated circuit (IC), functioning whole and to the outside ayers) vary in numbers depending on the erconnected by etching holes, called vias.	<ul> <li>We know that GF uses CVD to deposit cobalt for their cobalt filled</li> <li>to contact and we have heard that Intel deposits cobalt with plating.</li> <li>We have also heard that Intel may have void issues. Perhaps plating cobalt is creating some cobalt issues, we do not think there are fundamental issues with cobalt.</li> </ul>			
		ALD CMP CVD ECD	cost-sensitive portions of chip manu revolves around the growing numbe that higher wiring densities have had the new process steps these have re	facturing. The interconnect inflection r of metal layers in devices and the effect d on the evolution of insulating films and equired.	<u>Conclusion</u> I believe Intel's comment on multi-patterning issues is probably the driver of their yield problems. They were more aggressive in their shrink than others and getting to 36nm minimum metal pitches with SAQP and multiple block layers is in my opinion the likely problem.			

# (nano)Photonic integration: on the roadmap?



Large Scale Integrated Photonics for Twenty-Fir Century Information Technologies

A "Moore's Law" for Optics

ERNATIONAL			Authors	Authors and affiliations		
			Raymond G. Beausoleil			
RS	IPRS Roadmap	Projects	Meetings & Eve			
	Distant - F					

### **Electronic-Photonic Design Automation**

The Electronic-Photonic Design Automation (EPDA) TWG focuses on improving design methodologies for scalable integrated electronic/photonic design. One of the overarching goals for improved methodologies and design tools (e.g., EDA and PDA software) is to enable the many electronics IC design teams of the world to integrate photonic functions into their systems/ASICs/SoCs without requiring low-level physics design and photonics PhDs on their staff (i.e., to make integrated photonics design easier by putting the low-level physics burden into the design tools and models). Another goal is enabling a robust photonics IP market. This includes analyzing existing methodologies and defining better ways (or standards) for the various forms of design data to move between the various design "steps" of a methodology.





Joint European Platform for Photonic Integration of Components and Circuits

The road to a multi-billion Euro market

David A. B. Miller

About IP

## Nonlinear nanophotonics: back to the future?

P. W. Smith, Phil. Trans. R. Soc. Lond. A **313**, 349 (1984)



(b) The weak points of optical switching devices are:

(1) high power is required for fast switching: this will tend to create thermal problems unless highly transparent materials are used;

(4) theoretical and practical problems involved in waveguide and microresonator formation in  $\lambda^3$  volumes have yet to be overcome.







### Quantum noise of classical switching devices

P. W. Smith, Phil. Trans. R. Soc. Lond. A 313, 349 (1984)



### Cavity QED with strong coupling

H. J. Kimble, Physica Scripta 176, 127 (1998)



Critical photon number



Nonlinear optics with <u>one photon</u> per mode Critical atom number



<u>Single-atom</u> switching of optical cavity response





Projected:



### Quantum fluctuations in absorptive bistability

C. Savage and H. J. Carmichael IEEE J. Quantum Electron. 24, 1495 (1988)



### Single-atom absorptive "bistability"

M. Armen and HM, PRA 73, 063801 (2006)



### Spontaneous switching in attojoule "bistability"

J. Kerckhoff, M. A. Armen and HM, Opt. Express 19, 24468 (2011)



### Kinetic (as opposed to equilibrium) hysteresis

J. Kerckhoff, M. A. Armen and HM, Opt. Express 19, 24468 (2011)



Photocurrent [o]



## Phase switching in single-atom cavity QED

J. Kerckhoff, M. A. Armen, D. S. Pavlichin and HM, Opt. Express 19, 6478 (2011)





- single-atom cavity QED w/ strong driving
- spontaneous dressed-state polarization
- random binary phase-shift keying
- ullet switching dissipates  $\sim$  0.23 aJ per edge



# Experimental single-atom cavity QED



### **Experimental schematic**





DARPA

#### The Housing

This pinky-nail-sized oval Island on a printed circuit board (green) shows its tough epoxy casing (black) and some of the underlying silicon substrate (white) scraped away to reveal a portion of the electronic photonic chip (blue).

#### 10mm x 15mm



3mm x 6mm

0.4mm x 1.3 mm

**The Photonic** 

**Transmitter Banks** 

signals get converted back into

tuned to a different color of light.

Grating Couplers (VGCs) on either

end of the bank.

All 11 channels of light couple

electronic ones. Each of the

#### The Full Die

Fully exposed, the electronicphotonic chip, which measures In the transmitter and receiver 3x6 mm (roughly the size of a banks, a variety of transistor-rich ladybug), features a 1 MB circuits (darker blue) integrate memory bank (vertical blue block with photonic components on the right), a Reduced (lighter blue). This is where Instruction Set Computer (RISC) electronic signals get converted microprocessor (horizontal blue into light signals and where light block on the bottom), and blocks of integrated componentry hosting light-transmitting (upper photonic banks includes 11 left) and light-receiving (middle photonic assemblages, each left) structures. The receivers and transmitters enable the microprocessor and memory into a single waveguide along the bank to directly communicate by length of the bank. Laser light light with off-chip components. from external sources enters and leaves the banks through Vertical

#### Anatomy of a Microchip that **Communicates Directly Using Light**

Behold a breakthrough microprocessor chip that communicates with the outside world using light as well as electrons. Like biological organisms, microtechnology systems are built from tiny components that are, in turn, composed of yet tinier structures. This infographic illustrates some of the microanatomy of one of the most advanced chips ever made-one that combines 70 million transistors worth of electronic circuitry with 850 photonic, or light-manipulating, components, all integrated to speed up chip operation and interchip communication. Say the researchers who revealed the chip to the world in a recent Nature paper: "This demonstration could represent the beginning of chip-scale electronic-photonic systems with the potential to transform computing system architectures, enabling more powerful computers, from network infrastructure to data centres and supercomputers."\* The achievement emerged with support from DARPA's Photonically Optimized Embedded Microprocessors (POEM) and Power Efficiency Revolution for Embedded Computing Technologies (PERFECT) programs.

#### 50um x 100um An Electronic-Photonic

#### Transmitter Each of the 11 photonic

transmitters features a microring resonator (10 microns in diameter), which allows only specific wavelengths of infrared light to enter the waveguides; a diffraction grating (the bullet-shaped structure) that shunts infrared laser light into the microring resonator; and This remarkable structure silicon-germanium confines light of a specific color photodetectors (linear blue within its circular volume. The segment), which monitor the ring is doped with alternating optical signals in the ring as part positively and negatively charged of the frequency-tuning process.



10 um diameter

The Microring Resonator

ions. This allows for electronic

environment in the ring and,

refractive index. That, in turn,

control of the color that can "leak"

into and out of the waveguides

additional tuning component, a

tiny heating element inside the

wavelength-locking capability.

ring, is a key part of the

above and below the ring. An

thereby, of the structure's

enables even more precise

control of the charge

#### **Optical Waveguide**

Optical signals on the chip travel in waveguides, shown here in a cross-sectional view. The light travels in a crystalline silicon lane (the dark center) less than 100 nm thick and less than 1um wide, which means even some viruses would not fit in it. Above the waveguide is an equally thin set of nitride-based layers (which enhance the performance of electronic components not shown here), themselves topped by a thicker electrically insulating layer. Below the waveguide is a silicon oxide layer just above the silicon substrate. A late processing step scrapes this substrate from under the waveguides and other optical components, since light would otherwise tunnel into the substrate and radiate from the overlying optical components instead of remaining neatly confined within them.

Defense Advanced Research Projects Agency > News And Events

### Electricity, Light, Join Forces to Advance Computing

Novel electronic-photonic integrated circuit debuts

OUTREACH@DARPA.MIL 2/19/2016



Integrated circuits traditionally have been a domain reserved for electrons, which co microscopic structures where the digital calculations and data processing that under chip designers have been acting on a long-ripening vision of enlisting photons instea microprocessors. Photons, for one, can serve as fast-as-light carriers of information brakes on electrons. Recently, DARPA-funded scientists designed and crafted a bre electrons and photons on a single chip. The result is a remarkable and elegant hybr of its sub-Lilliputian architecture. To appreciate the engineering acumen involved in electronic and photonic components, DARPA has produced an annotated, graphical world of highways, toll gates and traffic circles populated by some of the physical wo

\*Sun, C., Wade, M. T., Lee, Y., Orcutt, J. S., Alloatti, L., Georgas, M. S., ... & Moss, B. R. (2015). Single-chip microprocessor that communicates directly using light. Nature, 528(7583), 534-538.

# Ultra-low power nanophotonic circuit theory

HM, Appl. Phys. Lett. 98, 193109 & 99, 153103 (2011)

### PLINC: <u>Photonic</u> <u>Logic via</u> <u>Interferometry with</u> <u>Nonlinear</u> <u>Components</u>

- PLINC exploits cavity-enhanced nonlinearity and circuit-scale
   optical coherence to implement attojoule photonic logic
- ★ PLINC is a natural scheme for near-future integrated nanophotonics, testable today using single-atom cavity QED

**PLINC** circuit theory = coherent-feedback quantum control



1. Develop QHDL, a subset of industry-standard VHDL for the specification of PLINC circuits

2. Develop software for compiling QHDL into rigorous quantum optical models

3. Use QHDL toolbox + highperformance numerical simulation for analysis and design of functional circuits

4. Validate key coherent feedback concepts in singleatom cavity QED experiments



### Feedback (control) motifs in circuit design



Steady-state analysis can be intuitive, but need theory for dynamics (transients), noise

### Attojoule nanophotonic switch stabilization

HM, Appl. Phys. Lett. 98, 193109 (2011)



### Attojoule nanophotonic switch stabilization

HM, Appl. Phys. Lett. 98, 193109 (2011)



## Quantum models for attojoule photonic switching

HM, Appl. Phys. Lett. 99, 153103 (2011)

N. Tezak, A. Niederberger, D. S. Pavlichin, G. Sarma and HM, Phil. Trans. Roy. Soc. A 370, 5270 (2012)

### SR NAND latch



### The QNET simulation package (GitHub)

### N. Tezak, A. Niederberger, D. S. Pavlichin, G. Sarma and HM, Phil. Trans. Roy. Soc. A **370**, 5270 (2012) \* Interaction with ARL/CDQI \*

Features Busine	This repository Search		Sign in or Sign up						
amabuchilab / QNET			• Watch	23 🛧 Star	18 ¥ Fork	0			
Code  Issues 16  HDL and simulation co  python guantum-computi	des, mainly Python based	ojects 0 💷 Wiki Insig	jhts 🕶						
© 609 commits	ያ₂ 6 branches	© 33 releases	🤽 4 contributors		മ്ട്ര GPL-3.0				
Branch: develop  New p Source Description	ode from dotprint test			Find file Latest commi	Clone or downloo	ad 🕶 ago			
<b>bin</b>	bin fixed py2->3 error			8 months ago					
docs	docs Add dot printer for expressions					19 days ago			
examples	examples added schematic			2 years ago					
gEDA_support added some gschem files related to the KerrAmplifier model				3 years ago					
an qnet	Add dot printer for expressions			19 days ago					
tests Remove DEBUG code from dotprint test				18 days ago					

### Quantum noise in large-scale coherent circuits

C. Santori et al. (HP Labs + Stanford), Phys. Rev. Appl. 1, 054005 (2014)





### Message passing in nanophotonic circuits

D. Pavlichin and HM, New J. Phys. 16, 105017 (2014)



### Limit-cycle oscillators, synchronization and Ising-XY

Ryan Hamerly and HM, Phys. Rev. Appl. 4, 024016 (2015)



Role of entanglement? Y. Yamamoto et al., PRA 92, 043821

### Coherent perceptron for all-optical machine learning

N. Tezak and HM, EPJ Quantum Technology 2:10 (2015)

